Abstract. This paper discusses the most prominent topologies of single phase synchronization methods. The four topologies studied in this review are Zero crossing detection, Fourier analysis based filter, Phase locked loops and Kalman Algorithm based filter. Experiment and/or simulation from cited literatures verify merits and drawbacks of all methods. By sheer volume, phase locked loop still emerges as the most popular and versatile. However, it can be concluded that other topologies are on par if not better in terms of performance. Zero crossing detector method shows exceptional performance in all areas. Digital filter based on Kalman filtering and Fourier analysis can track grid voltages very quickly.
Introduction
The world's net electricity generation is set to increase by 93% by 2040 compared to 2010. With scarcity risks of conventional fossil fuel and concerns over greenhouse gas emissions, Renewable energy is the fastest growing sector among all energy sources [1] . Among other renewables, photovoltaic is the most promising. Photovoltaics require a DC-AC inverter to export alternating current to the grid. Along with this primary objective, inverters also perform the following:
• Ensure inverter output is synchronized to the utility grid.
• Operate protective devices for circuit protection and personnel safety including anti-islanding.
• Apply Maximum Power Point tracking to ensure highest available power is transferred from the photovoltaic panel to the grid.
Grid-tied photovoltaic inverters are three phase or single phase devices. The modern inverter consists of DC-DC buck/boost converter stage followed by DC bus capacitor cascaded with DC-AC converter stage. Both three phase and single phase inverters use H-bridge circuit or H-bridge derived circuit as the DC-AC converter stage. The DSP (Digital Signal Processor) modulates the gate of the semiconductor switches in each stage to generate the desired outcome.
Single phase inverter has the advantage over three phase inverters applied in a low voltage grid (<1000V). The DC bus maximum capacitor voltage rating is higher for three phase inverter than the single phase inverter. The higher rating of bus capacitor in three-phase is because line-line voltage of three-phase system (400V) is higher than voltage of single-phase system (230V). The higher rating of bus capacitor in three phase lowers the working range of MPPT (Maximum Power Point tracking) [2] . However for inverter sizes above 5KW, three phase devices are preferred because single phase inverters create phase unbalance.
This review presents grid tied single phase inverter synchronization topologies. These topologies may be implemented as software in a DSP (Digital Signal Processor). However, with certain methods discussed such as the Zero Crossing detection and some Phase locked loop topologies, partial/full hardware implementation is also possible.
A survey of the literature cited in this paper points to PLL (Phase locked loop) by far the most popular method. Nonetheless, there are comparative merits of other methods presented in this paper. Popularity combined with variety and depth of Phase locked loop topologies enables a significant portion of the paper to be devoted to PLL section.
Single Phase Synchronization Methods

Zero Crossing Detection
Zero crossing is a well-known and simplest method that uses comparator with hysteresis to detect zero axis crossing. The comparator with hysteresis is implemented using an op-amp with a positive feedback [3] . This op-amp configuration produces an output that feeds a DSP (Digital Signal Processor) to reset the inverter. By resetting the inverter during zero crossing, synchronization is achieved. The major drawback of this scheme is its sensitivity to harmonics and noise [4] . One solution to this problem is using a FIR (Finite Impulse Response) Filter. FIR is a digital filter that removes unwanted frequencies (noise and harmonics) by taking the desired (fundamental) band pass of the signal. O. Vainio and S. J. Ovaska uses multi-stage filtering using FIR filter in the second stage [5] . A digital median filter is used in the first stage to reduce impulse noise due to switching electronics in zero crossing detectors [5] . While the performance is relatively good, simulation shows that the output is not fully sinusoidal. A. Z. Amanci and F .P Dawson presents an advanced zero crossing method [4] . It uses FIR filter with adaptive down sampling and estimates both frequency and amplitude [4] . The experimental setup utilizes A/D converter, FPGA, FIFO stackers and a DSP. This method is in the top end of both complexity and computational burden. The performance is excellent with good immunity to signal interruptions, high accuracy, and responds to a fair degree of phase shifts and voltage fluctuations within two fundamental cycles.
Fourier Analysis Based Filter
This method uses Fourier series mathematics to extract the fundamental frequency. Rejecting unwanted frequencies will eliminate both white noise and harmonics. According to Fourier series a signal infected with harmonics v(t) can be mathematically represented as the sum of fundamental (50Hz) and other higher order harmonics by the equation below [2] :
With coefficients a0, an and bn calculated as:
The fundamental can be separated from the signal infected with harmonics. The equation shows the fundamental:
where ω=2πf (f is the frequency of the grid) Product of two continuous time signals with an integral operator is present in the above equation. A discretized approach to Fourier filter design improves the algorithm by reducing computational burden and producing a faster program execution. One discrete approach is DFT (Discrete Fourier Transform). Direct application of DTF still produces computational burden on the processor, requiring a large number of multiplications and additions for a large number of samples. However, modified versions of DFT called RDFT (Recursive Discrete Fourier Transform) is used to drastically reduce number of multiplication and additions for a given number of samples [6, 7] . Sliding window method is also used with RDFT to further computational efficiency [7] . First a window is created that contains a finite set of samples from a discrete input signal. The window moves forward, acquires a new sample and discards the old. This way the window updates one sample at a time. Nevertheless, windowing does not solve the problem of phase error between input and output. B.P. McGrath et al. [6] uses time window compensation to minimize the problem of phase error by setting the sampling rate of the window at the current period of the grid. Simulation and experiment shows that this method tracks grid voltage within four cycles. The drawback of this method is the presence of synchronization jitter on the signal due to the harmonic distortion attenuation of only 20dB/decade.
Conventional Phase Locked Loop
Conventional PLL consists of Phase detector, loop filter and a VCO (Voltage Control Oscillator) in a negative feedback control system. The phase detector compares the phase of the input signal with the phase of the grid producing a fluctuating error signal (Error) (see Figure1). The fluctuating error signal (Error) converts into a DC steady state error (Average Error) by a loop filter. The loop filter used in most PLLs is a first order low pass filter and is either passive lead-lag filter, active lead-lag filter or the active PI filter [8] . The VCO generates frequency proportional to the input control signal (Average Error). This procedure is conducted by using the control signal (Average Error) that modulates the output frequency to match the grid frequency. In the conventional phase detector, the phases of the signal are compared using an analogue multiplier. The product of analogue multiplier is given by:
A is DC gain due to the two signals, In phase lock P1 -P2 = 0 and f1 = f2 = 50Hz which gives, Error = A x [cos (0) + cos {(2π(100)t + (P1 + P2)}] (8) The AC term (100Hz) is filtered out using a low pass loop filter. A typical low pass filter uses a cut-off frequency of 21.3Hz [2] . When in phase lock, equation 7 describes the frequencies present in Error signal. Any frequencies between 0Hz and 21.3Hz will pass through the loop filter and cause oscillations. Conventional PLL is excellent at tracking however the oscillations discussed above bring about large settling time.
Quadrature Signal Generator Based PLL
The QSG (Quadrature Signal generator) takes an input signal and converts it into in phase and orthogonal signal (90° phase shifted). A custom built phase detector utilizes these converted signals to produce Error signal without the high-frequency term shown in equation 7 [2] . With cleaner signals, QSG based phase detector is ideal for PLL. The block diagram of single phase SRF-PLL (Synchronous Reference Frame PLL) is shown on Figure 2 . TD-PLL (Transport delay phase locked loop) causes a delay in the in the input signal by one-fourth of the fundamental cycle to create an orthogonal signal. Then the in phase-orthogonal signal pair can be fed into the Park transformation block. However, A. Elrayyah et al. [9] recognizes that TD-PLL is not robust against grid frequency variations and proposes a new two delay blocks to be implemented in TD-PLL. This topology mitigates the effects of grid frequency variations, while maintaining the good transient behavior of traditional TD-PLL.
Hilbert transform is a mathematical method used to generate quadrature signals. By definition, it shifts signals by -90° while maintaining an amplitude response of unity for all positive frequencies, making it ideal to generate orthogonal signals. It is realized in the literature using digital FIR (finite impulse response filter).Harmonic distortion is an issue with low order FIR filter. While, with higher order filter the response is slow [10] .
Inverse Park transform is one of the more advanced methods identified in [2, 10, 11] . It does not generate signals directly but rather uses feedback from the existing Park transformation block to replicate quadrature signals. The initial input signal fed into the Park transformation block is an in-phase signal without its orthogonal pair. The in phase signal produces high-frequency term component which is filtered by the LPF (Low Pass Filter). The filtered signal is fed to inverse Park transformation block (d q domain => αβ domain) shown in Figure 3 . In the design of the Inverse Park PLL, there is a compromise between the dynamic response and harmonic rejection capabilities. This compromise is determined by tunable coefficients kp and ki in the loop filter [12] . SOGI-PLL (Second-Order Generalized Integrator) is a useful QSG method against frequency variations and disturbances (see Figure 4) . It uses integrators in the feedback loop to create an in phase (V1) and orthogonal signal (V2). In addition, the integrator in the feedback loop also acts as a resonance frequency filter that enables frequency of interest (i.e. fundamental frequency) to be obtained [13] . As with Inverse Park PLL, the design of SOGI is a compromise between the dynamic response and harmonic rejection capabilities. Numerical value of tunable gain k determines the extent of the compromise [14] .
